boards: efm32: add UART mode option.

RIOT-OS · May 25, 2018 · 02ba86b · 02ba86b
1 parent 0fb2dc8
commit 02ba86b
Show file tree

Hide file tree

Showing 6 changed files with 14 additions and 0 deletions.
diff --git a/boards/ikea-tradfri/include/periph_conf.h b/boards/ikea-tradfri/include/periph_conf.h
@@ -126,6 +126,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PB, 14),
  .loc = USART_ROUTELOC0_RXLOC_LOC9 |
  USART_ROUTELOC0_TXLOC_LOC9,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART0,
  .irq = USART0_RX_IRQn
  }

diff --git a/boards/slstk3401a/include/periph_conf.h b/boards/slstk3401a/include/periph_conf.h
@@ -175,6 +175,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PA, 0),
  .loc = USART_ROUTELOC0_RXLOC_LOC0 |
  USART_ROUTELOC0_TXLOC_LOC0,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART0,
  .irq = USART0_RX_IRQn
  },
@@ -184,6 +185,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PC, 6),
  .loc = USART_ROUTELOC0_RXLOC_LOC11 |
  USART_ROUTELOC0_TXLOC_LOC11,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART1,
  .irq = USART1_RX_IRQn
  },
@@ -193,6 +195,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PD, 10),
  .loc = LEUART_ROUTELOC0_RXLOC_LOC18 |
  LEUART_ROUTELOC0_TXLOC_LOC18,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_LEUART0,
  .irq = LEUART0_IRQn
  }

diff --git a/boards/sltb001a/include/periph_conf.h b/boards/sltb001a/include/periph_conf.h
@@ -176,6 +176,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PA, 0),
  .loc = USART_ROUTELOC0_RXLOC_LOC0 |
  USART_ROUTELOC0_TXLOC_LOC0,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART0,
  .irq = USART0_RX_IRQn
  },
@@ -185,6 +186,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PC, 7),
  .loc = USART_ROUTELOC0_RXLOC_LOC11 |
  USART_ROUTELOC0_TXLOC_LOC11,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART1,
  .irq = USART1_RX_IRQn
  },
@@ -194,6 +196,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = GPIO_PIN(PD, 10),
  .loc = LEUART_ROUTELOC0_RXLOC_LOC18 |
  LEUART_ROUTELOC0_TXLOC_LOC18,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_LEUART0,
  .irq = LEUART0_IRQn
  }

diff --git a/boards/slwstk6000b/include/periph_conf.h b/boards/slwstk6000b/include/periph_conf.h
@@ -177,6 +177,7 @@ static const uart_conf_t uart_config[] = {
  .tx_pin = MODULE_PIN_F6,
  .loc = USART_ROUTELOC0_RXLOC_LOC0 |
  USART_ROUTELOC0_TXLOC_LOC0,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART0,
  .irq = USART0_RX_IRQn
  }

diff --git a/boards/stk3600/include/periph_conf.h b/boards/stk3600/include/periph_conf.h
@@ -237,6 +237,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PE, 1),
  .tx_pin = GPIO_PIN(PE, 0),
  .loc = UART_ROUTE_LOCATION_LOC1,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_UART0,
  .irq = UART0_RX_IRQn
  },
@@ -245,6 +246,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PD, 1),
  .tx_pin = GPIO_PIN(PD, 0),
  .loc = USART_ROUTE_LOCATION_LOC1,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART1,
  .irq = USART1_RX_IRQn
  },
@@ -253,6 +255,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PD, 5),
  .tx_pin = GPIO_PIN(PD, 4),
  .loc = LEUART_ROUTE_LOCATION_LOC0,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_LEUART0,
  .irq = LEUART0_IRQn
  }

diff --git a/boards/stk3700/include/periph_conf.h b/boards/stk3700/include/periph_conf.h
@@ -237,6 +237,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PE, 1),
  .tx_pin = GPIO_PIN(PE, 0),
  .loc = UART_ROUTE_LOCATION_LOC1,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_UART0,
  .irq = UART0_RX_IRQn
  },
@@ -245,6 +246,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PD, 1),
  .tx_pin = GPIO_PIN(PD, 0),
  .loc = USART_ROUTE_LOCATION_LOC1,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_USART1,
  .irq = USART1_RX_IRQn
  },
@@ -253,6 +255,7 @@ static const uart_conf_t uart_config[] = {
  .rx_pin = GPIO_PIN(PD, 5),
  .tx_pin = GPIO_PIN(PD, 4),
  .loc = LEUART_ROUTE_LOCATION_LOC0,
+ .mode = UART_MODE_8N1,
  .cmu = cmuClock_LEUART0,
  .irq = LEUART0_IRQn
  }