Skip to content
asicguy edited this page Aug 3, 2014 · 2 revisions

This code is licensed under GPLv3.

As this applies to hardware:

  1. If this is compiled into a product (ASIC or FPGA) (commercial or otherwise released to the public) with other cores, everything in the design must be GPLv3 and the source must be made available. This is consistent with a software product. If you took GCC and integrated it into your product, the new source must be GPLv3 also. This is not LGPL.

Alternative licensing

This code is licensable under an LGPL license for commercial use. This means it can be used in a product without releasing source for the entire product, much like a GCC library. However, any big fixes or improvements to the core must be released back under the GPL for everyone to use.

Contributions

I am requesting that any contributions be allowed to be part of the commercial license. If you wish to contribute to the design, but do not want to allow this, please contact me to let me know and also keep your changes as easy as possible to remove. If it is something which is enough of a stand-alone portion, it can be compiled out.

Clone this wiki locally