Skip to content

An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.

License

Notifications You must be signed in to change notification settings

xdslproject/mlir-aie

 
 

Repository files navigation

MLIR-based AIEngine toolchain

GitHub Workflow Status GitHub Pull Requests

This repository contains an MLIR-based toolchain for Xilinx Versal AIEngine-based devices. This can be used to generate low-level configuration for the AIEngine portion of the device, including processors, stream switches, TileDMA and ShimDMA blocks. Backend code generation is included, targetting the LibXAIE library. This project is primarily intended to support tool builders with convenient low-level access to devices and enable the development of a wide variety of programming models from higher level abstractions. As such, although it contains some examples, this project is not intended to represent end-to-end compilation flows or to be particularly easy to use for system design.

Full Documentation


Copyright© 2019-2021 Xilinx

About

An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • MLIR 61.5%
  • C++ 30.7%
  • Tcl 2.4%
  • Python 2.2%
  • C 1.3%
  • CMake 0.9%
  • Other 1.0%