Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Remove old Verilog prims / ifdefs #388

Merged
merged 2 commits into from
Jul 29, 2021
Merged

Remove old Verilog prims / ifdefs #388

merged 2 commits into from
Jul 29, 2021

Commits on Jul 29, 2021

  1. prims: delete some old verilog files 

    Signed-off-by: Austin Seipp <[email protected]>
    @thoughtpolice @quark17
    thoughtpolice authored and quark17 committed Jul 29, 2021
    Configuration menu
    Copy the full SHA
    ff7f414 View commit details
    Browse the repository at this point in the history

  2. prims: remove deprecated Icarus Verilog workarounds 

    Icarus seems to support the 'generate' constructs used here for BRAMs,
so there's no need to use this workaround anymore.

Signed-off-by: Austin Seipp <[email protected]>
    @thoughtpolice @quark17
    thoughtpolice authored and quark17 committed Jul 29, 2021
    Configuration menu
    Copy the full SHA
    105ebe8 View commit details
    Browse the repository at this point in the history