Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[FIXUP/FEATURE/PIC] PIC API and MSI/MSI-X example #9428

Merged
merged 5 commits into from
Sep 19, 2024
Merged

[FIXUP/FEATURE/PIC] PIC API and MSI/MSI-X example #9428

merged 5 commits into from
Sep 19, 2024

Commits on Sep 11, 2024

  1. [PIC/FIXUP] pirq reinit fail 

    don't reinit pirq's list if cascade

Signed-off-by: GuEe-GUI <[email protected]>
    @GuEe-GUI
    GuEe-GUI committed Sep 11, 2024
    Configuration menu
    Copy the full SHA
    686be13 View commit details
    Browse the repository at this point in the history

  2. [FIXUP/PIC] set interrupt status when do traps 

    Signed-off-by: GuEe-GUI <[email protected]>
    @GuEe-GUI
    GuEe-GUI committed Sep 11, 2024
    Configuration menu
    Copy the full SHA
    62f6598 View commit details
    Browse the repository at this point in the history

  3. [FIXUP/PIC] pirq's child handler should lock less 

    When call the child handler, the PIC ops needn't
lock again.
Critical zone protection by PIC implementers.

Signed-off-by: GuEe-GUI <[email protected]>
    @GuEe-GUI
    GuEe-GUI committed Sep 11, 2024
    Configuration menu
    Copy the full SHA
    7945a71 View commit details
    Browse the repository at this point in the history

  4. [FEATURE/PIC] support PIC cancel (only in debug) 

    PIC may free because some wrongs in debug.
We should remove in PIC list or there are
some undefined behavior will happen.

Signed-off-by: GuEe-GUI <[email protected]>
    @GuEe-GUI
    GuEe-GUI committed Sep 11, 2024
    Configuration menu
    Copy the full SHA
    8e2355f View commit details
    Browse the repository at this point in the history

Commits on Sep 14, 2024

  1. [DRIVER/PIC] Add ARM GICv2/v3 V2M, ITS support. 

    Fix some code style and init for V2M, ITS.

V2M is the PCI MSI/MSI-X for GICv2.
ITS is the PCI MSI/MSI-X for GICv3/v4.

Signed-off-by: GuEe-GUI <[email protected]>
    @GuEe-GUI
    GuEe-GUI committed Sep 14, 2024
    Configuration menu
    Copy the full SHA
    e9404f7 View commit details
    Browse the repository at this point in the history