Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update STM32 RCC U5 to support P and Q dividers #2396

Merged

Conversation

tyler-gilbert
Copy link
Contributor

This MR adds support for setting the P and Q dividers in the STM32 U5 RCC. This is used when setting the SAI clock.

@@ -45,6 +45,18 @@ pub struct PllConfig {
/// The multiplied clock – `source` divided by `m` times `n` – must be between 128 and 544
/// MHz. The upper limit may be lower depending on the `Config { voltage_range }`.
pub n: Plln,
/// The divider for the P output.
///
/// When used to drive the system clock, `source` divided by `m` times `n` divided by `r`
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

this comment is not relevant for p/q, only r can drive the system clock.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Sounds good. I will update.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Updated the comments.

tyler-gilbert and others added 2 commits January 3, 2024 11:04
Update comments on p and q divider values to correctly describe what the clock outputs are used for.
@Dirbaio Dirbaio added this pull request to the merge queue Jan 3, 2024
Merged via the queue into embassy-rs:main with commit 87ac51d Jan 3, 2024
6 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants